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Abstract
This work provides an accu rate meth od ology for extracting the floating-gate gain
factor γ , of CMOS floating-gate inverters with a clock-driven switch for accessing
tempo rarilly to the floating-gate. With the meth od ology proposed in this paper, the
γ factor and other para sitic capac i tances coupled to the floating-gate can be easily
extracted in a mismatch-free approach. This param eter plays an impor tant role in
modern analog and mixed-signal CMOS circuits, since it limits the circuit perfor -
mance. Theo ret ical and measured values using two test cells, fabri cated in a stan -
dard double poly double metal CMOS AMI-ABN process with 1.2µm design rules,
were compared. The extracted param e ters can be incor po rated into floating-gate PS  
pice  macromodels  for  obtaining  accu rate  elec trical  simu la tion.







En es te tra ba jo se brin da una me to do lo gía pre ci sa pa ra la ex trac ción del fac tor de ga nan cia γ
de la com puer ta flo tan te en in ver so res CMOS, que cons tan de un in te rrup tor pa ra ac ce der
tem po ral men te a la com puer ta flo tan te. Con la me to do lo gía pro pues ta, el fac tor γ y otras ca -
pa ci tan cias pa rá si tas aco pla das a la com puer ta flo tan te pue den ser ex traí das. Estos pa rá me -
tros son de mu cha im por tan cia, ya que jue gan un pa pel im por tan te en el de sem pe ño de cir cui -
tos ana ló gi cos y de se ñal mix ta. La com pa ra ción en tre cálcu los teó ri cos y si mu la cio nes es he -
cha uti li zan do dos cel das de prue ba fa bri ca das de tec no lo gía AMI ABN de 1.2µm, a tra vés de 
la or ga ni za ción MOSIS. Los pa rá me tros ex traí dos pue den ser in cor po ra dos a macromodelos
en PSpice para obtener simulaciones más precisas.   
Des crip to res: in ver sor de com puer ta flo tan te, NeuMOS, com puer ta flo tan te. 
Intro duc tion
The CMOS float ing-gate in vert ers with mul ti ple in -
puts have be come a use ful cir cuit block in mod ern an a -
log and mixed-sig nal cir cuit de sign. A CMOS float -
ing-gate in verter is a typ i cal CMOS in verter with two
or more in put ca pac i tances cou pled to the float ing gate
(FG), which is com mon to both N and P chan nel en -
hance ment MOSFET tran sis tors which are con nected
in the drain mode. The po ten tial in duced in the FG can
be con trolled as a weighted lin ear sum, in volt -
age-mode, of all in put sig nals. The po ten tial of the FG
es tab lishes the on-off state of the CMOS in verter
(Shibata et al., 1992-1993). 
Dis charg ing of the FG is com monly re quired but
also, for many ap pli ca tions, it is de sir able to pre-charge
the FG to a given bias volt age. Dis charg ing and
pre-charg ing the FG can be achieved by us ing an an a log
switch that con nects tem po rally the FG to an ex ter -
nally ap plied po ten tial (VRES). By us ing an ex ter nal volt -
age VRES = 0V, the FG can be dis charged and the typ i cal
UV eras ing tech nique can be avoided (fig ure 1). This
con cept has been in tro duced first in (Kotani et al.,
1995-1998) and was named as clocked-con trolled
NeuMOS in verter, but it will be re ferred as clock -
ed-con trolled FG-CMOS in verter.
The FG gain fac tor γ, de ter mines the max i mum in -
put con tri bu tion to the FG po ten tial. For n ca pac i tive











Where CT is the to tal ca pac i tance in clud ing par a sitic 
ca pac i tances. The phys i cal char ac ter iza tion of the FG
gain fac tor γ, also known as the ca pac i tive cou pling co -
ef fi cient, and the par a sitic ca pac i tances cou pled to the
FG, is a fun da men tal step in the de sign of high per for -
mance FG-CMOS based cir cuits, since the de vice be -
hav ior strongly de pends on these val ues. The strat egy
fol lowed in this work con sists in com par ing some fea -
tures of the tran sient be hav ior in the “re set” and “eval u -
a tion” pe ri ods. One ad van tage of this ap proach is that
the ex trac tion of the above men tioned pa ram e ters can
be done to the FG in verter with out the use of a
“dummy cell” (Mondragón et al., 2000), re sult ing in an
ac cu rate mis match-free tech nique, and whose eval u a -
tion will be dem on strated by comparing theoretical
and measured results in the next sections.
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Figure 1. Elec trical Diagram of a Clocked-Contro lled
FG-CMOS Inverter
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Clock-contro lled FG-CMOS inverter
Elec trical charge and poten tial in the FG using
an ideal analog switch 
The elec tri cal equiv a lent cir cuit for the FG in verter
show ing the con trol and rel e vant par a sitic ca pac i tances 
is shown in fig ure 2.
Ac cord ing to fig ure 1, the to tal charge stored in the
FG, QFG is given by:
Q C V V C V V CFG FSN RES SN FBN RES BN FDN= − + − +( ) ( )
( ( ) ( )V V C V V C V VRRES DN FSP RES SP FBP RES BP− + − + −
+ − + − − +C V V C V V CFDP RES DP OXN RES SN BN OXP( ) ( )φ









where Ci, is the ca pac i tance be tween the FG and the in -
put node i, Vi is the ith in put volt age, VDN, VDP, VSN, VSP
and VBN, VBP are the drain, source and sub strate volt -
ages for the NMOS and PMOS tran sis tors, re spec tively. 
From now on, the right side sub scripts N and P will de -
note NMOS and PMOS, re spec tively. CFDN, CFDP and
CFSN, CFSP are the over lap ca pac i tances be tween the FG
and the drain or source, re spec tively. CFBN and CFBP are
the over lap ca pac i tances be tween the FG and the bulk
along the edge of the chan nel, COXN and COXP are the
gate ox ide ca pac i tances, CDEPN and CDEPP in fig ure 2, are
the de ple tion layer ca pac i tances, which can be ne -
glected af ter the chan nel be gins to form un der the
float ing gate (Shibata et al., 1993). Po ten tials φSN and
φSP rep re sent the sur face po ten tial of the sil i con sub -
strate. Cpoly is the par a sitic ca pac i tance be tween the FG
(polysilicon back-plate) and the be low sub strate layer
tied to a Vx po ten tial. In this case, for a P- sub strate Vx = 
GND.  Po ten tial VRES is the volt age trans ferred to the
FG through the switch. All volt ages in (2) are rel a tive to 
sub strate.
It is as sumed that no charge in jec tion and no charge
leak age oc cur dur ing de vice op er a tion. Then, from the
charge con ser va tion law on the FG, (2) can be sim pli -
fied and re ar ranged to ob tain an ex pres sion for the po -
ten tial on the FG, VFG, when the ini tial net charge is
zero, this is given by:
V
C
















VRES ( )τ (3)
where the po ten tials at the re set pe riod are rep re sented
by (τ ), this is, when the re set switch is closed, and the
po ten tials at the eval u a tion pe riod rep re sented by
(τ+1), when the switch is open. In (3), Vi(τ+1) rep re -
sents the ith in put volt age dur ing the eval u a tion pe -
riod, and Vi(τ) is the ith in put volt age ap plied dur ing
the re set pe riod. The re main ing po ten tials terms, cou -
pled to the FG do not con trib ute with charge in both
Figure 2.  Elec trical equi va lent circuit for a FG-CMOS inverter with an ideal analog switch (SW)
pe ri ods, but their as so ci ated ca pac i tances con trib ute to
form CT, which is de fined as the sum of all ca pac i tances 
cou pled to the FG as fol lows.
C C C C C C C CT i
i
n




+ +C COXN OXP (4)
Poten tial in the FG using a 
real analog switch
For prac ti cal im ple men ta tions, a sin gle N-chan nel
MOSFET can be used in stead of the SW el e ment as
shown in fig ure 2. In fig ure 3, an equiv a lent cir cuit for
the FG in verter us ing a real switch is in tro duced. 
If the ac cess switch tran sis tor (SW) is ni cut off re -
gion, a sim plest elec tri cal equiv a lent cir cuit for the FG
po ten tial can be ob tained (Ramírez et al., 2004), fig ure
4, where all the in puts are tied to gether and form a sin -
gle in put ca pac i tor CIN, CIN = C1+…+Ci+…+Cn. Ca -
pac i tance COUT rep re sents the sum of CFDP and CFDN.
The Cpi ca pac i tor is the ith par a sitic ca pac i tance that
cou ples the FG to a DC volt age VDCi. 
Here, the ideal di ode el e ment mod els the N+/P par a -
sitic drain-bulk junc tion, as so ci ated to the ac cess
switch tran sis tor (SW) in cut off and Rleak is an ap prox i -
ma tion to the non-linear leakage resistance of this
junction.
The in put VIN volt age con tri bu tion to the FG po ten -
tial can be ob tained through the so lu tion of a sim pli fied 
cir cuit (fig ure 5a).
318           Inge nie ría Inves ti ga ción y Tec no lo gía. Vol. XI. Núm.3. 2010 315-323, ISSN1405-7743 FI-UNAM



























Figure 3. Equi va lent circuit for a multiple-input FG-CMOS inverter using a N-channel MOSFET as a real analog switch
Figure 4. Equi va lent circuit of a multiple-input FG-CMOS inverter using an N-channel MOSFET 
as a real analog switch, opera ting in the evalua tion period
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where the ca pac i tance CT’ is de fined as CT’ =CT - CIN.
By con duct ing a Thevenin re duc tion to the cir cuit, the
clamp ing cir cuit in fig ure 5b is ob tained. For any pe ri -
od i cal and con tin u ous volt age sig nal ap plied to the cir -
cuit, VIN =AIN f1(t+nT) with am pli tude AIN and pe riod
T, such that T << RleakCT, fig ure 5c, the FG po ten tial













IN| = + . (5)
The same anal y sis holds for the cor re spond ing con -
tri bu tion on the FG po ten tial as a func tion of a pe ri od i -
cal out put sig nal VOUT=AOUT f2(t+nT), cou pled to the













OUT| = + . (6)
For the DC con tri bu tion, the fol low ing an a lyt i cal



















ak TC ) . (7)
The global ex pres sion that mod els the FG po ten tial
will be ob tained by sum ming equa tions (5), (6) and (7),
this is:
V V V VFG FG VIN FG VOUT FG DC VRES= + +| | | , (8)
Dur ing the eval u a tion pe riod, the terms as so ci ated
to DC po ten tials cou pled to the FG, van ish for
t>>RleakCT. This means that the in duced DC-charge on 
the FG at cir cuit startup and the re set-charge due to
VRES, will be swept out dur ing the eval u a tion pe riod, af -
ter sev eral cir cuit-time con stants RleakCT. There fore, in

























OU= + + + T
(9)
By de riv ing equa tion (9) with re spect to time, the
















= +γ γ , (10)
where, γ=CIN/CT is the FG gain fac tor and γpar=
COUT/CT would cor re spond to a par a sitic FG gain fac tor
due to the feed back of the FGMOS in verter’s out put
volt age on the FG. 
In re set mode, ap ply ing a di rect sig nal to the FG, i.e.
a sawtooth, the slope of the in verter trans fer char ac ter -
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In a sim i lar way, as il lus trated in fig ure 7a, the slope
of the trans fer char ac ter is tic, when the cir cuit op er ates














Now sub sti tut ing (11) and (12) in (10), the fol low -








Where, the slopes AVE and AVR can be eas ily mea -
sured in or der to ex tract the pa ram e ters γ and γpar.
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Elec trical Para me ters Extrac tion of CMOS Floa ting-Gate Inver ters
Figure 6. Measu re ment in the reset period. (a) Applying a saw-tooth voltage signal (VIN) directly to the FG 
terminal by using the access switch. (b) Graph of the inver ter’s output tran sient response 
Figure 7. Measu re ment in the evalua tion period (SW in cut off). (a) Applying a saw-tooth voltage signal (VIN) to all input
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Extrac tion metho do logy
The ba sic idea that sup ports the ex trac tion meth od ol -
ogy con sists in com par ing the in verter tran sient re -
sponse ob tained in the re set pe riod with that ob tained
dur ing the eval u a tion pe riod. The ex trac tion meth od ol -
ogy is pre sented next as a se quence of six steps:
Step 1. A mea sure ment dur ing the re set pe riod of
AVR is taken around a fixed point in VIN which cor re -
sponds to a low-gain slope of the out put char ac ter is tic
(VOUT), (fig ure 6b). 
Step 2. A mea sure ment dur ing the eval u a tion pe riod
of AVE is taken around the same point of step 1, (fig ure
7b). 
Step 3. Pa ram e ter γ is cal cu lated us ing (13). The sec -
ond term of the right side of this equa tion is neg li gi ble
in the low-gain re gion due to γpar<γ and since AVE is











Step 4. A mea sure ment dur ing the re set pe riod of AVR
is taken at a fixed point VIN near the switch ing-point of
the in verter, which cor re sponds to a high-gain slope of
the out put char ac ter is tic, (fig ure 6 b). 
Step 5. A mea sure ment in the eval u a tion pe riod of
AVE is taken at the same point of step 4, see fig ure 7b. 
Step 6. From (13), γpar is cal cu lated us ing the val ues















Expe ri mental results
Two test cells were fab ri cated us ing a dou ble-poly, dou -
ble-metal CMOS pro cess with 1.2µm de sign rules,
avail able through MOSIS ser vices (run: T2AH-BJ and
T48S-AM). The mi cro pho to graph of each test cell is
shown in fig ure 8. The first test cell cor re sponds to the
cir cuit in tro duced in fig ure 6a. The sche matic di a gram
for the sec ond test cell is not shown, but is a six-in put
FG-CMOS in verter.
The test cells were mea sured us ing the de scribed
meth od ol ogy pre sented in sec tion 3. The small-sig nal
slopes were com puted by us ing a lin ear-fit ap prox i ma -
tion from data points ob tained by means of a dig i tal os -
cil lo scope. Ta ble 1, shows the the o ret i cal and ex tracted
val ues for γ and γpar, us ing a 100 kHz saw-tooth sig nal
Table 1. Test cells elec trical charac te ris tics and theo re tical and measured floa ting-gate gain factors





γ γpar γ γpar
1 3 0.256 pF P=27µm/1.2µm,
N=9µm/1.2µm
0.837 6.71×10-3 0.85 7.55×10-3
2 6 0.35 pF P=16.8µm/3µm
N=6µm/3µm
0.923 - 0.926 -
    
Test-cell Num.2
Figure 8. Microp ho to graph of the fabri cated cells
Test-cell Num.1
with 5V peak-to-peak and a 2.5V off set. The pe riod of
this sig nal (T=10µs) is smaller than the in trin sic cir -
cuit-time con stant which nor mally is in the or der of
sec onds.
Discus sion
Although the the o ret i cal ca pac i tance val ues can be cal -
cu lated us ing the pro cess pa ram e ters given by the
foundry, the phys i cal dif fer ences of the in put ca pac i -
tances can lead to an im por tant de vi a tion of γ fac tor and
thus af fect ing sig nif i cantly the cir cuit op er at ing point. 
As an ex am ple, two iden ti cal CMOS in vert ers were
sim u lated through PSpice, one of them with an in put
ca pac i tance de vi a tion of 5% (fig ure 9a). 
The in vert ers out puts are shown in fig ure 9b. The
switch ing op er at ing point (Ja cob et al., 1998) of the in -
vert ers as shown, is shifted near by 60mV with re spect
the in put volt age Vin , this con di tion is un de sir able for
many an a log and mixed sig nal ap pli ca tions since the re -
cent low-volt age trends re quires high ac cu racy. The
meth od ol ogy pre sented in this work fo cuses on CMOS
float ing-gate cir cuits with a clock-driven switch at the
FG, and rep re sents a good choice when the γ fac tor
must be de ter mined ex per i men tally for high ac cu racy
re quire ments. 
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